We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66500

DMA Subsystem for PCI Express (Vivado 2015.4) - IDLE STOP is not set correctly


Version Found: 1.0 (Rev1)

Version Resolved and other Known Issues: (Xilinx Answer 65443)

When the run bit is de-asserted and the IDLE-STOP control bit is set, the DMA Subsystem for PCI Express transfers the remaining data. Once it is all cleared, it should generate IDLE-STOP. 

However, in the current release ( Vivado 2015.4), this does not happen. The DMA Subsystem for PCI Express driver in AXI Streaming mode looks for an IDLE_STOP interrupt, but due to the absence of IDLE_STOP interrupt, the driver hangs.

This article is part of the PCI Express Solution Centre
(Xilinx Answer 34536) - Xilinx Solution Center for PCI Express


This is a known issue to be fixed in a future release of the core.

To resolve the issue, install the patch attached to this answer record as described below.

  • The provided patch is for Vivado 2015.4 for DMA Subsystem for PCI Express.
  • Unzip the attached zip file to the directory of your choice.
  • Open Vivado 2015.4 and create a new project.
  • Open IP catalog. Right click the core you are using and choose IP Settings.
  • Click Add Repositories and point it to the location where you have unzipped the patch.
  • Click OK and you are now ready to generate the core.
  • If you have previously generated the core, you can choose 'Upgrade IP' on your core.
  • Alternatively, you can use the MYVIVADO environment variable and point this to the location of the patch.

After the patch is installed, the version of the DMA Subsystem for PCI Express core should indicate: v1.0 (Rev. 66500).

Note: "Version Found" refers to the version where the problem was first discovered.

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History

02/20/2016 - Initial release


Associated Attachments

Name File Size File Type
AR66500_Vivado_2015_4_preliminary_rev2.zip 1 MB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34536 Xilinx Solution Center for PCI Express N/A N/A
AR# 66500
Date Created 01/28/2016
Last Updated 02/22/2016
Status Active
Type Known Issues
  • DMA for PCI Express (PCIe) Subsystem