We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66507

2015.4 - Zynq UltraScale+ MPSoC - XSDB cannot program PL after booting from SD/QSPI


After booting from the SD/QSPI, and connecting to the MPSoC via XSDB, I cannot program the PL on the MPSoC.

The error below presents itself on the XSDB:

fpga initialization failed


Note: There is also a known issue that might be related to this issue, please review (Xilinx Answer 66436) first.

To access the PL in boot mode, execute the following commands to power up the FPGA and load the PL bitstream:

  • xsdb > connect
  • xsdb > targets 11
  • xsdb > mask_write 0XFFD08118 0x00800000 0x00800000
  • xsdb > mask_write 0XFFD08120 0x00800000 0x00800000
  • mwr 0xffca3000 0x1
AR# 66507
Date 06/02/2016
Status Active
Type General Article
  • Zynq UltraScale+ MPSoC
  • Vivado Design Suite - 2015.4.1
  • Vivado Design Suite - 2015.4
Page Bookmarked