UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66626

2015.4 How to simulate designs containing FIFO generator or Block memory generator or Distributed Memory Generator IP's in third party simulator?

Description

How can I simulate designs containing FIFO generator or Block memory generator or Distributed Memory Generator IPs in a third party simulator?

Solution

When the IP is generated you can find the simulation script of the IP in the following directory:

project_name.ip_user_files\sim_scripts\ip_name

You can also use the following command to generate the simulation script of the complete project after changing the Target simulator in simulation settings.

launch_simulation -scripts_only
AR# 66626
Date Created 02/14/2016
Last Updated 04/18/2016
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite - 2015.4.1
IP
  • FIFO
  • RAM and ROM