We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66696

Aurora 8B10B v11.0Rev2 or later - UltraScale - RXLPMEN needs to be set to enable LPM


When "Additional transceiver control and status ports" is selected while generating the core, RXLPMEN is made available at the core interface.

Because the default equalizer in Aurora 8B10B is LPM, the RXLPMEN port needs to be tied to 1'b1.


In the 2015.3 release, Aurora 8B10B ties RXLPMEN to 1'b0 at the example design level when the "Additional transceiver control and status ports" option is selected while generating the core. 

This sets DFE to be enabled with the core.

This issue will be fixed in the VIVADO 2016.1 release.

Revision History:

02/24/2016 - Initial Release

AR# 66696
Date 03/04/2016
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2015.3
  • Aurora 8B/10B
Page Bookmarked