We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66748

Virtex-7 FPGA VC707 Evaluation Kit - UG885 (v1.6.1) - CPU_RESET Connection for FPGA U1


(UG885), VC707 Evaluation Board User Guide (v1.6.1) Table 1-26 lists the GPIO Pin Connections to FPGA U1.

The CPU_RESET net name connection does not match the VC707 schematic (rev 1.0).

What is the correct connection?


GPIO Connections to FPGA U1 are listed in Table 1-26 on Page 54 of  (UG885) v 1.6.1.

For Pin "AV40", schematic net name "CPU_RESET", the GPIO Pin connection is listed as SW3.3 in Table 1-26, which is incorrect.

The correct connection, as confirmed by the VC707 Schematic (Rev 1.0), is CPU_RESET connected to Push Button SW8.

The correct connection is SW8.3.

(UG885) will be updated to reflect this.

AR# 66748
Date Created 03/01/2016
Last Updated 03/22/2016
Status Active
Type General Article
  • Virtex-7
Boards & Kits
  • Virtex-7 FPGA VC707 Evaluation Kit