We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66861

2016.1 SDK Zynq UltraScale+ MPSoC: When creating a boot image, the destination of the bitstream should be PL instead of A53.


When I try to generate the boot image by selecting the FSBL in project explorer, the Boot image dialog auto-populates the values and the bitstream is present with destination device = A53 instead of PL.

If I try to boot this created image and enable FSBL_DEBUG_DETAILED, the boot will fail while validating the partition load address.


Manually change the destination device for the bitstream to PL in the Create Boot Image GUI.

AR# 66861
Date Created 03/21/2016
Last Updated 05/24/2016
Status Active
Type General Article
  • Zynq UltraScale+ MPSoC
  • Vivado Design Suite - 2016.1