UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66871

7 Series FPGA and Zynq-7000 AP SoC HR I/O Transition during power-on

Description

In 7 Series FPGAs with multi-function HR I/O in banks 14/15 or in Zynq-7000 AP SoCs with HR I/O in banks 34/35, the HR I/O in those banks might have a 0-1-0 transition during power-on for the affected implementation shown below.

Affected Implementation - All of the following must be true for the potential I/O transition to occur:

  • Bank 0 is operating at 1.8V or 1.5V.
  • 7 series FPGA banks 14/15 or Zynq-7000 AP SoC banks 34/35 are operating at 3.3V or 2.5V. (Thus these banks must be HR I/O banks.)
  • The 3.3V or 2.5V VCCO power-on ramp for the 7 series FPGA banks 14/15 or Zynq-7000 AP SoC banks 34/35 is significantly delayed to near the completion of the power-on-reset time (Tpor) or later.
    Tpor begins after the last of the VCCINT/VCCBRAM/VCCAUX/VCCO_0 supplies to ramp (see UG470), ends with INIT_B released to HIGHZ, and the timing is defined in the device data sheet, typically 10 to 50 milliseconds.
  • The I/O is not pulled High during power-on via an external or internal (i.e. PUDC_B=High) pull-up.

Impact:

When the affected implementation is present, the I/O in the 7 series FPGA banks 14/15 or Zynq-7000 AP SoC banks 34/35 can have 0-1-0 when the applicable bank VCCO ramps through the ~2.1V voltage level.

The duration of the 1 depends on the VCCO ramp rate and has been observed to range from a few microseconds up to 2 milliseconds, depending on the VCCO ramp rate. Slower VCCO ramp rates can result in longer duration of the 1.

Solution

To avoid the 0-1-0 transition in affected HR I/O banks, use one of the following solutions:

  • Operate the affected HR I/O banks at the same voltage as bank 0.
  • If the banks are operated at different voltages than those described in the affected implementation above, ensure that the affected HR I/O banks VCCO supply ramps above 2.3V at least 2 milliseconds prior to the end of power-on-reset (i.e. prior to INIT_B being released to HIGHZ).
AR# 66871
Date Created 03/22/2016
Last Updated 08/05/2016
Status Active
Type Design Advisory
Devices
  • FPGA Device Families
  • Artix-7
  • Kintex-7
  • More