We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66892

MIG 7 Series - DDR3 Custom part simulation may fail with Undefined variable: TDQSCK_DLLDIS


Version Found: MIG 7 Series v2.4

Version Resolved: See (Xilinx Answer 54025)

The MIG example design fails with the following error when simulation is run for a custom part. No errors are seen when the MIG IP is generated with available parts from the memory part dropdown list.

** Error: ../../..mig_7series_1_example.srcs/sim_1/imports/sim/ddr3_model.sv(1958): (vlog-2730) Undefined variable: 'TDQSCK_DLLDIS'.

This error can happen when any of the parameters in the custom part wizard are modified to make a customized memory part.


This is a known with custom part simulation.

As a work-around, comment out the definition of TDQSCK_DLLDIS in ddr3_model.sv, and delete its references.

Revision History:

28/03/2016 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 66892
Date Created 03/28/2016
Last Updated 04/15/2016
Status Active
Type Known Issues
  • Virtex-7
  • Kintex-7
  • Artix-7
  • MIG 7 Series