UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66918

Vivado Synthesis - Partial assignments to generic arrays in component map are not handled correctly

Description

When generic mapping is done element by element on an array as follows, I see related logic in the synthesized netlist which is undesired.

Vhd_Example_Level1 : example_design_level1
  GENERIC MAP (
  my_generic(0) => '0', 
  my_generic(1) => '1', 
  ......
  )


Solution

This is a known issue, the generic mapping is incorrect if there are partial assignments.

To work around this, use the following syntax instead:


Vhd_Example_Level1 : example_design_level1
  GENERIC MAP (
  my_generic => ('1' , '0'),
  ......
  )

This issue is currently under investigation.

AR# 66918
Date Created 03/30/2016
Last Updated 04/13/2016
Status Active
Type Known Issues
Tools
  • Vivado Design Suite