UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66951

Memory IP - WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check

Description

Version Found: v2.0

Version Resolved: See (Xilinx Answer 58435)

When running report_drc the following warning message might be seen:

WARNING: [DRC 23-20] Rule violation (PDCN-1569)
PDCN #1 Warning Used physical LUT pin 'A3' of cell u_ddr4_0_default/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[0].BYTESTEER_LUT6/Using_FPGA.Native/LUT5 (in u_ddr4_0_default/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[0].BYTESTEER_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.

Solution

These warning messages are coming from MicroBlaze and are safe to ignore.

Revision History:

04/16/2016 - Initial Release

Linked Answer Records

Master Answer Records

AR# 66951
Date Created 04/04/2016
Last Updated 04/13/2016
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale