UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66971

CPRI v8.5 rev1 - CPRI auto-negotiation can hang when using the CPLL in UltraScale transceivers

Description

CPRI auto-negotiation sometimes hangs on an UltraScale board, What can cause this problem?

Solution

In UltraScale transceivers, power down input is used to reset the CPLL. This must be at least 2us long.

If the stretching circuitry is not enabled by default, the transceiver will eventually stall during auto-negotiation.

This issue is seen in CPRI v8.4~v8.5 rev1. It will be fixed in CPRI v8.6 (Vivado 2016.1).

For UltraScale CPRI prior to v8.6, you must set the P_TX_PLL_TYPE to 2 manually.

For other known issues for the CPRI core, please refer to (Xilinx Answer 54473)

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54473 LogiCORE IP CPRI Core - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 66971
Date Created 04/06/2016
Last Updated 04/13/2016
Status Active
Type General Article
IP
  • CPRI