We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66980

Vivado HLS 2016.1 : AXI Master Adapter latency modeling is incorrect during co-simulation


When using Vivado 2016.1, the latency of the AXI Master adapter model is incorrect during co-simulation.


This is a known issue in the 2016.1 release.

During co-simulation, the AXI master will stall for several cycles waiting for data due to incorrect modeling.

This affects simulation only.

AR# 66980
Date Created 04/06/2016
Last Updated 04/13/2016
Status Active
Type General Article
  • Vivado Design Suite - 2016.1