UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66988

UltraScale Architecture PHY for PCI Express - Release Notes and Known Issues

Description

This answer record contains the Release Notes and Known Issues for the UltraScale Architecture PHY for PCI Express Core and includes the following:

  • General Information
  • Known and Resolved Issues
  • Revision History

This article is part of the PCI Express Solution Centre

(Xilinx Answer 34536)Xilinx Solution Center for PCI Express

Solution

Supported devices can be found in the following three locations:

  • Open the Vivado tool -> IP Catalog, right-click on the IP and select Compatible Families.
  • For a list of new features and added device support for all versions, see the Change Log file available with the core in Vivado design tools.

Version Table

This table correlates the core version to the first Vivado design tools release version in which it was included.

Core VersionVivado Tools Version
v1.0 (Rev9)2018.2
v1.0 (Rev8)2018.1
v1.0 (Rev7)2017.4
v1.0 (Rev6)2017.3
v1.0 (Rev5)2017.2
v1.0 (Rev4)2017.1
v1.0 (Rev3)2016.4
v1.0 (Rev2)2016.3
v1.0 (Rev1)2016.2
v1.02016.1


Tactical Patch

The following table provides a list of tactical patches for the UltraScale+ PCI Express Integrated Block core applicable on corresponding Vivado tool versions.

Answer RecordCore Version (After installing the Patch)Tool Version
(Xilinx Answer 71191)v1.0 (Rev. 71191)2018.1

Known and Resolved Issues

The following table provides known issues for the UltraScale Architecture PHY for PCI Express core, starting with v1.0, initially released in Vivado 2016.1.

Note: The "Version Found" column lists the version the problem was first discovered.

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Answer RecordTitleVersion FoundVersion Resolved
(Xilinx Answer 71191)Link does not train in Gen1 design with Refclk at 125 MHz and 250 MHz speeds
v1.0 (Rev8)
v1.0 (Rev8)

Other Information:

  • NA

Revision History:

04/13/2016Initial release
08/06/2016Updated for 2016.2 Release
10/05/2016Updated for 2016.3 Release
01/24/2017Updated for 2016.4 Release
04/05/2017Updated for 2017.1 Release
06/12/2018Added (Xilinx Answer 71191)
AR# 66988
Date 06/19/2018
Status Active
Type Release Notes
IP
  • PCI-Express (PCIe)
Page Bookmarked