UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67071

Zynq UltraScale+ System Management Wizard 2016.1: Critical Warning because SYSMON reset is no longer a timing endpoint in some devices.

Description

During synthesis of the System Management Wizard IP, the RESET pin is not a valid timing endpoint.

In some cases this can lead to the following critical warning being seen:


CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints

Solution

During synthesis of the System Management Wizard IP, the RESET pin is not a valid timing endpoint.

In some cases this can lead to the following critical warning being seen.

CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints

There is a constraint in the IP that sets this false path but the endpoint is not found.

This will be fixed in an upcoming release of the IP.

As a work-around, the set_false_path constraint on the RESET pin in the IP can be removed.

AR# 67071
Date Created 04/20/2016
Last Updated 05/25/2016
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
  • Kintex UltraScale+
  • Virtex UltraScale+
Tools
  • Vivado Design Suite
IP
  • System Monitor Wizard