We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67215

CPRI V8.6 - Software Reset bit 31 in General Configuration and Transmit Alarms register does not clear when the CPRI core is using shared logic from another CPRI core.


In the case of a secondary CPRI core which is using shared clocking resources from a primary CPRI core, a software reset (bit 31 of General Configuration and Transmit Alarms register) of the secondary CPRI core will not be cleared on read back of the register.


This applies to Vivado versions 2015.1 up to 2016.1. CPRI v8.6 in 2016.2 has a fix incorporated.

For earlier versions the work-around is as follows:

Generate the secondary CPRI core with Additional Transceiver Control and Status Ports selected. The clk_ok_in signal to the core should be AND'd with the cores own output signal gt_txresetdone.

This will allow the software reset bit to clear after the CPRI core has completed its reset sequence.

For other CPRI known issues, please refer to (Xilinx Answer 54473)

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54473 LogiCORE IP CPRI Core - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 67215
Date Created 05/12/2016
Last Updated 05/26/2016
Status Active
Type General Article
  • CPRI