UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67221

7 Series - FPGA boot and MultiBoot/Fallback considerations going from SPI x4 to SPI x1 mode

Description

In scenarios where FPGA boot works without issues in SPI x4 mode, but SPI x1 mode fails to program the FPGA, the following should be checked:

Solution

 

  • Make sure the D2 and D3 data pins used in SPI x4 mode have the required 4.7K ohm pull-ups.

  • For 7 Series device family SPI configuration mode, fallback loading of the golden images always uses the x1 configuration mode.
    For SPI x4 mode, if there are no pull-ups on D2 and D3, FPGA boot from a single image in flash might work, but you might run into issues triggering fallback to golden ( in x1 mode).
    To avoid running into any potential fallback failure issues, ensure that the D2 and D3 data pins have the required pull-ups connected.
AR# 67221
Date Created 05/13/2016
Last Updated 05/24/2016
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7