UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67225

UltraScale Memory IP - CLOCK_DEDICATED_ROUTE BACKBONE constraint not automatically generated by IP

Description

Version Found: v2.0

Version Resolved: See (Xilinx Answer 58435)

(PG150) states that the Memory IP will automatically generated the CLOCK_DEDICATED_ROUTE BACKBONE constraint if the "No Buffer" option is not used. Why do I not see the constraint added?

Solution

This is a known issue that can be resolved by manually adding the CLOCK_DEDICATED_ROUTE BACKBONE constraint using the following syntax:

set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_pins -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1}]

Note: When using the "No Buffer" option the CLOCK_DEDICATED_ROUTE BACKBONE constraint must always be applied manually. Refer to (PG150) for more details.

http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mig;v=latest;d=pg150-ultrascale-memory-ip.pdf

Revision History:

05/13/2016 - Initial Release

Linked Answer Records

Master Answer Records

AR# 67225
Date Created 05/13/2016
Last Updated 05/26/2016
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale