We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67308

Boards and Kits - UltraScale and UltraScale+ MPSoC Evaluation Kits - VADJ and the System Controller


UltraScale and UltraScale+ MPSoC Evaluation Kits are fully compliant with the VITA 57.1 standard. This means that any FMC card that is used with these boards must have an EEPROM on board programmed according to the IPMI format defined in the VITA 57.1 FMC specification.

The IPMI specification notes that one should use a 2K EEPROM which is compatible with 24C02 devices. This EEPROM must be available to be queried at power on so that the appropriate VADJ voltage can be set on the carrier card.

If this specification is not followed, the VADJ voltage will not power up correctly (it will correctly remain at 0V). VADJ can be set manually through the FMC Menu of the System Controller on UltraScale and UltraScale+ MPSoC Kits.


UltraScale and UltraScale+ MPSoC Evaluation Kits adhere to the EEPROM IPMI format defined in the VITA 57.1 specification.

If a connected FMC card has a blank or corrupt EEPROM, the VADJ rail will not be enabled at power on. Evaluation Kits have the ability to override VADJ using the system controller UART menu.

Extreme caution is advised when following this method.

1) Connect to the System Controller through the USB UART interface on the Evaluation Kit (choose the Enhanced COM port, Baud rate 115200).

2) In the terminal program (for example, TeraTerm), under the 'Setup' tab, open 'Serial Port' and select: Baud Rate 115200, Data 8 bit, No Parity, Stop 1 bit and Flow Control None.  Click OK.

3) The System Controller Main Menu will appear in the terminal window.

4) Select '4. Adjust FPGA Mezzanine Card (FMC) Settings'

5) Select option 4 to 7 to set VADJ manually to the appropriate voltage level for your setup.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
63175 Kintex UltraScale FPGA KCU105 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 67308
Date Created 06/01/2016
Last Updated 06/02/2016
Status Active
Type General Article
Boards & Kits
  • Zynq UltraScale+ MPSoC Boards and Kits
  • Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit
  • Virtex UltraScale Boards and Kits
  • More
  • Virtex UltraScale FPGA VCU108 Evaluation Kit
  • Virtex UltraScale FPGA VCU110 Evaluation Kit
  • Kintex UltraScale Boards and Kits
  • Kintex UltraScale FPGA KCU105 Evaluation Kit
  • Kintex UltraScale FPGA KCU1250 Characterization Kit
  • Less