UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67569

Zynq UltraScale+ MPSoC - 2016.2 FSBL Configuration Performs Degrades When XFSBL_PERF Mode Is Enabled

Description

I am trying to analyze / benchmark the boot performance of my Zynq UltraScale+ MPSoC device. When I enable the XFSBL_PERF mode to get debugging information, the performance numbers are slower than I expect.

Solution

It is possible that the performance you are seeing is accurate. Please double-check the performance characteristics of your chosen boot device.

In other scenarios, the performance might be degraded due to the way in which the XFSBL_PERF mode is architected. 

In some places the XFSBL_PERF mode performs print() operations within the code it is benchmarking. This has a negative impact on configuration performance. To mitigate most of this, you can update the following #define values in xfsbl_debug.h:

#define DEBUG_INFO          (0x00000000U)    /* More debug information */
#define DEBUG_DETAILED          (0x00000000U)    /* More debug information */

By setting these constants to 0x0, the additional print statements are disabled and the performance of the configuration is impacted as little as possible while still providing useful debug information.

AR# 67569
Date Created 07/21/2016
Last Updated 08/18/2016
Status Active
Type General Article
Devices
  • SoC
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2016.2