We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67609

AXI BFM, Vivado - Where can the example testbenches be found for the AXI BFM cores?


Where can I find the example testbenches mentioned in (PG129)?


To generate the example testbench, following the steps below:

1) Generate the AXI BFM core in a configuration you are interested in.

  • Do not add the AXI the block diagram, just generate it as a standalone .xci source.
  • Choose Verilog as the Target Language.

2) Right-click on the core .xci file in the Sources/Hierarchy tab and choose Open IP Example Design.

This will generate a new Vivado project with the testbench example already created and ready to simulate. See the example testbench stimulus provided for a simulation source in the new project.

AR# 67609
Date Created 07/27/2016
Last Updated 08/10/2016
Status Active
Type General Article
  • Vivado Design Suite - 2016.2
  • Vivado Design Suite - 2016.1
  • Vivado Design Suite - 2015.4
  • AXI Bus Functional Model