UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67612

40G/50G Ethernet Subsystem v1.1 - 2016.2 - Patch Updates for block lock issue in 40G core

Description

This Answer Record contains a fix for the following issues in the 40G/50G Ethernet Subsystem v1.1 in Vivado v2016.2.

Fixed Issues in core and example design:

  • Mismatch in Bitslip connection resulting in block lock failure for 2 lanes, and block lock status of 0x5
  • TXDIFFCTRL port width mismatch
  • TXDIFFCTRL and TXPOSTCURSOR values

Solution

Installation Instruction :

This patch is for Vivado 2016.2.  Please refer to the attached l_ethernet_v1_1_HWblocklockfailurefix_Read_Me file.

These issues will be fixed in the v1.2 release of the core in Vivado 2016.3.

Attachments

Associated Attachments

Name File Size File Type
l_ethernet_v1_1.zip 7 MB ZIP
l_ethernet_v1_1_HWblocklockfailurefix_Read_Me.pdf 1 MB PDF
AR# 67612
Date Created 07/28/2016
Last Updated 08/22/2016
Status Active
Type General Article
IP
  • 40G/100G Ethernet Core