We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67742

LogiCORE IP SMPTE UHD-SDI v1.0 - Synthesis of the UHD-SDI core in Vivado 2016.2 is preventing the receiver from locking to the incoming video


Version 1.0 of the SMPTE UHD-SDI core has the same RTL in Vivado 2016.1 and 2016.2.

However there is an issue with Synthesis of the core in the 2016.2 release where the rx_mode_lock does not lock to the incoming video from the Transmitter.

What could cause this issue and how can I work around it?


This is an issue with the Vivado Synthesis 2016.2 tool when synthesizing the attribute fsm_safe_state = default_state in the v_smpte_uhdsdi_v1_0_rx_autorate.v module of the UHD-SDI core.

The part of the code which demonstrates this issue is shown in the below screen capture:


You can work around this issue by commenting out this attribute, as highlighted in the screen capture.

This attribute does not affect the normal behavior of the UHD-SDI core. This issue should be fixed in the 2016.3 Vivado release, so you will not need to comment this line out when you generate the UHD-SDI core in Vivado 2016.3.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54547 LogiCORE IP SMPTE UHD-SDI - Release Notes and Known Issues for the Vivado 2013.1 tool and later versions N/A N/A
AR# 67742
Date Created 08/18/2016
Last Updated 09/02/2016
Status Active
Type General Article
  • Kintex UltraScale
  • Kintex-7
  • Vivado Design Suite - 2016.2