UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69699

SDK 2017.2 - Release Notes and Known Issues

Description

This is the Release Note Answer Record for the SDK 2017.2 release and contains the new features added and the known issues for this particular release.

Solution

SDK 2017.2 New Features:

  • There are no major changes in this release and no new features added.

SDK 2017.2 Known Issues:

Answer RecordTitle
(Xilinx Answer 69298)PS DDR Zynq MP DRAM read eye test hangs
(Xilinx Answer 69489)Hardware Platform Project is not updated when a new HDF file is exported
(Xilinx Answer 69505)Bootgen fails to generate an image for NOR XIP Mode
(Xilinx Answer 69561)MicroBlaze PMU MDM is NOT in the target list even after the secure gate is disabled
(Xilinx Answer 69607)System Debugger does not have access to PL address regions on Zynq UltraScale+ MPSoC
(Xilinx Answer 69629)Program Flash failed using FSBL with DDR ECC enabled 

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69697 SDK - Release Notes and Known Issues N/A N/A
AR# 69699
Date 11/08/2017
Status Active
Type Release Notes
Tools
  • Vivado Design Suite - 2017.2
Page Bookmarked