We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69997

2016.4-2017.4 Zynq UltraScale+ MPSoC: Linux DDR EDAC driver unable to inject ECC errors when using either 32-bit DQ width, address mapping or Bank/Row/Column addressing mode


When I attempt to inject ECC errors in Linux via the PS DDR EDAC driver, an error is not actually triggered.

How do I resolve this?


This occurs because the injection code is not able to correctly convert the AXI address into the correct ECCPOISONADDR0 and ECCPOISONADDR1 registers.

To work around this issue, manually set these registers to correspond to the address which will have an ECC check bit corrupted.

This issue is planned to be fixed in the Linux version associated with Vivado 2018.1.

AR# 69997
Date 10/18/2017
Status Active
Type Known Issues
  • Zynq UltraScale+ MPSoC
  • Linux
  • Zynq UltraScale+ MPSoC Processing System
Page Bookmarked