We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7539

2.1i COREGEN: Missing MIF file for Virtex Single and Dual Port Block RAM modules


Keywords: mif, core, vhdl, verilog

Urgency: hot

General Description:
The MIF file for the BlockRAM modules in the 2.1i release do not
appear to be generated even when the "Write MIF" checkbox is


This is a new problem found in the 2.1i release. The MIF file is
written to the same directory where the coregen.log file is

On PCs: coregen.log and any MIF files are written to $XILINX\coregen\tmp

On Workstations: coregen.log and any MIF files are written to the
directory from which you invoke the CORE Generator.
AR# 7539
Date Created 09/14/1999
Last Updated 08/01/2001
Status Archive
Type General Article