UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7833

Synplify - How do I infer SRL16 in Virtex/-E design?

Description

General Description:

How do I infer SRL16 in Virtex/-E designs?

Solution

The latest version of Synplify infers SRL16 by default.

Refer to (Xilinx Answer 7822) for VHDL/Verilog code which results in SRL16 inference:

http://www.xilinx.com/techdocs/7822.htm.

AR# 7833
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article