We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7889

2.1i Floorplanner/Virtex - Misaligned BUFT output signals at RXXCXX


Keywords: misaligned, buft, floorplanner, 2.1i, Virtex

Urgency: Standard

General Description:
After I implement a design without errors, opening the design in the Floorplanner and performing a "Check Floorplan" causes the following error message:

"Misaligned BUFT output signals at RXXCXX."


This is caused by a problem with the Floorplanner DRC check. The warning messages are safe to ignore and will not affect operation of the tools in any other way.

This is fixed in the next software release.
AR# 7889
Date Created 08/31/2007
Last Updated 07/09/2001
Status Archive