We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7897

2.1i COREGEN, C_IP3: Error in COUNTER HDL behavioral model when COUNT BY VARIABLE and COUNT TO VALUE = "MAX" are selected


Keywords: c_IP3, distributed memory, RAM, virtex, verilog, vhdl

Urgency: standard

General Description:
The CORE Generator COUNTER behavioral model is incorrect when both "Count by Variable"
and "Restrict Count = MAX" are selected.

If the COUNT TYPE is set to "Count by Variable" and tied to, say, a value of "2", and
the RESTRICT COUNT "Count to Value" is set to "MAX", after reaching the upper limit
of the count value, the implemented module goes directly to 0001 (1111+0010) in simulation,
whereas the behavioral model cycles back to 0000 first before counting up again to 0010, 0100..., etc.


This is a known problem.

As a workaround for bug in the behavioral simulation model, you can perform a post-NGDBUILD
functional simulation instead of a behavioral simulation.
AR# 7897
Date Created 10/20/1999
Last Updated 08/01/2001
Status Archive
Type General Article