UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7903

2.1i Trace - Timespecs are ignored on XC9500XL designs

Description

Keywords: XC9500XL, trace, Timing Analyzer, Timing Analyser, TRCE, timespecs,
constraints, ignored, fail

Urgency: Standard

Problem Description:
1. In an XC9500XL design, a from:to constraint will be ignored on a path from the output of a
flip-flop, to the T-pin of a BUFT, through the BUFT, and onto a PAD via an OBUF.

2. Also, a "TIG" constraint will not be taken into account on a path that comes from the output
of a flip-flop, through an OBUFT (on the T-pin), and then to a pad.

Solution

If you replace the BUFT and OBUF with an OBUFT, the constraint will be analyzed correctly.
AR# 7903
Date Created 08/31/2007
Last Updated 07/27/2001
Status Archive
Type ??????