UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8003

1.5i: HITOP:Error:nd202 - Design 'design name' has no inputs

Description

Keywords: HITOP, M1.5i, implementation, BUF

Urgency : Standard

General Description : When running through implementation, HITOP
produces the following error in M1.5i (but not in 2.1i):

M1.5i:HITTOP:Error:nd202 - Design 'design name' has no inputs.

Solution

Make sure that all input and output buffers are IBUFs and OBUFs,
respectively, rather than just BUFs.
AR# 8003
Date Created 11/04/1999
Last Updated 06/13/2002
Status Archive
Type General Article