UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 850

Hardware Debugger 6.0.1: 1st readback may fail after a verify performed in the middle of several readbacks

Description

If several readbacks are performed, and then the device being read back is
verified, the next readback may fail.

Solution

Should a readback fail, re-issue the readback command by clicking on the Read
button in the Control Panel or selecting the Read FPGA command from the Debug
menu.
AR# 850
Date Created 02/27/1996
Last Updated 11/10/2004
Status Archive
Type General Article