We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8822

2.1i XC9500 Family Tsim - Addition of TPTA2 timing value


Keywords: cascade, tpta

Urgency: Standard

General Description:
Product term cascading will generate a delay. Previously, this delay was a single
value. The worst case delay is cascading a product term from Macrocell 1 to
Macrocell 18 (or vice versa). Product term cascades for adjacent macrocells
are much faster. Obviously this worst case delay can only happen once (per
function block) thus timing reported for multiple cascades seem much
worse than they should be.


The end-around product term cascade delay will remain Tpta. The addition of
Tpta2 will be the worst case delay for cascades within the function block.

This change is available in the latest 2.1i Service Pack available at:
AR# 8822
Date Created 03/15/2000
Last Updated 08/27/2001
Status Archive
Type General Article