We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8857

2.1i CORE Generator - Cannot locate "Mem_init_file_pack.vhd87" and "...pack.vhd93" for the Virtex Block Memory cores.


Keywords: core generator, block ram, block memory, initialization, vhdl,
verilog, virtex, single port, dual port

Urgency: Standard

General Description:
The datasheets for the Single and Dual Port Block Memory cores refer to
"mem_init_file_pack.vhd87" and "mem_init_file_pack.vhd93" files that are
located at http://www.xilinx.com/ipcenter. The datasheets indicate that
these files are needed if you wish to have your behavioral simulator write
out an MIF file to replace a pre-existing COE file.

However, the files are not available at the location specified.


Version 1.0.2 and later versions of the Virtex Block Memory cores always
write out an MIF file automatically during the module generation process
using values specified in an input COE file; therefore, there is no need for
these packages any more.
AR# 8857
Date Created 03/20/2000
Last Updated 09/03/2001
Status Archive
Type General Article