UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8872

CPLD - Under what conditions is the typical ICC vs. Frequency diagram determined?

Description

General Description:

Under what conditions was the ICC vs. Frequency diagram sampled? The data sheet states that it is based on of 16-bit up/down counters in each function block and that there is no output loading. What about VCC and temperature?

Solution

VCC is nominal (5.0V for 5V parts, 3.3V for 9500XL and XPLA3 parts, 2.5V for XV parts).

Temperature is room temperature.

AR# 8872
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article