UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8940

Synplify 5.3.0 - Error: "Process must contain at least one wait"

Description

General Description: 

When I compile a VHDL program using Synplicity's Synplify 5.3.0, the following error is reported:  

 

"Process must contain at least one wait."  

 

What does this error mean, and how do I avoid it?

Solution

This error occurs when a user compiles a VHDL design using a process statement that does not include any incoming signals in the sensitivity list of the process. 

 

For example, the following code would cause the error: 

 

process 

if ( CLK = '1' and CLK'event ) then 

DATA_OUT <= DATA_IN; 

end if; 

end process; 

 

The correct way to specify a process is to include all the signals in the sensitivity list, as shown below: 

 

process ( CLK, DATA_IN ) 

if ( CLK = '1' and CLK'event ) then 

DATA_OUT <= DATA_IN; 

end if; 

end process;

AR# 8940
Date Created 08/21/2007
Last Updated 05/14/2014
Status Archive
Type General Article