UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9071

3.x FPGA Express - FPGA Express does not place IOB=TRUE constraints FFs in a 3-state condition

Description

Keywords: FPGA Express, Verilog, VHDL, 3.3, 3.4, IOB, TRUE, constraint, Register

Urgency: Standard

General Description:
FPGA Express does not place an IOB=TRUE constraint in the netlist on flip-flops that are in a 3-state condition, even though the "Use I/O Reg" option is enabled in the FPGA Express constraints editor.

Solution

This is a known issue, and it will be fixed in a future software release.

Meanwhile, you may work around the problem by using the "-pr b" option in MAP. This option instructs MAP to pack registers into the IOBs whenever possible.

- From the Design Manager, select Design -> Options -> Edit Implementation Options.

- In the "Optimize and Map" tab, set "Pack I/O Registers/Latches into IOBs to:" to be "Inputs and Outputs." This will turn on the "-pr b" switch.
AR# 9071
Date Created 04/17/2000
Last Updated 08/11/2003
Status Archive
Type General Article