UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9125

3.1i Foundation ISE: Users must manually add the .tbw file to project

Description

Keywords: Project Navigator, HDL Bencher, VSS, tbw

Urgency: Standard

General Description:
HDL Bencher provides a graphical interface to creating
VHDL and Verilog Test Benches. The stimulus and expected
response is stored in a Test Bench Waveform file (TBW).
This file is used as an input to HDL Bencher when editing
or modifying a Test Bench. This file must be manually added
to each Foundation ISE project.


Solution

In Project Navigator select Source -> Add and select the
<testbench>.tbw file. Once the file has been added to the
project, double clicking on the file with automatically load
HDL Bencher.
AR# 9125
Date Created 04/24/2000
Last Updated 01/16/2003
Status Archive
Type General Article