We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9129

3.1i Foundation ISE: XST Synthesis Process Properties -- J/K option from FSM Flip Flop Extraction


Keywords: Project Navigator, Foundation ISE, J/K, XST

Urgency: Standard

General Description:
For FPGA designs using XST, the Synthesis -> Process Properties
-> HDL Options -> J/K option is invalid. XST only supports Virtex and
9500 CPLDs which do not support J/K Flip Flops.


Selecting the J/K option has no effect on synthesis or implementation
AR# 9129
Date Created 04/24/2000
Last Updated 01/16/2003
Status Archive
Type General Article