We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9171

3.1i Floorplanner - Constraints are not being implemented correctly


Keywords: Floorplan, Map, Par, FNF, RLOC, RPM MUXCY

Urgency: Hot

General Description:
The placement of a LUT and the connecting Flip Flop are being
constrained incorrectly. The Flip Flop is being placed in the
adjacent SLICE, which slows down the path, instead of the
same SLICE.


This change is available in the latest 3.1i Service Pack available at:
AR# 9171
Date 06/13/2002
Status Archive
Type ??????
Page Bookmarked