We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9184

3.1i Foundation ISE: View VHDL or Verilog Functional Model


Keywords: Foundation, Project Navigator, Process, Schematic

Urgency: Standard

General Description:
When a schematic is selected as the source file, one of
the Processes available under Design Entry Utilities is called
View VHDL or Verilog Functional Model. This process generates
the VHDL or Verilog netlist for the selected schematic.

Once this process is run and the file is created, running
the process again will not regenerate the netlist, even if
the schematic source is out of date. It simply opens the
existing netlist.


There are several ways to regenerate the netlist:

1- Run Synthesis.
2- Use the Re-Run All option.
3- Delete the existing netlist.
4- Run any Implementation process.
AR# 9184
Date Created 05/01/2000
Last Updated 01/16/2003
Status Archive
Type General Article