UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9247

3.1i CORE Generator - Virtex MAP: "WARNING:DesignRules:332 - Blockcheck: Dangling BLKRAM output..."

Description

Keywords: DesignRules:332, Blockcheck, dangling, BLKRAM, COREGen, Dual Port, RAM, Virtex

Urgency: Standard

General Description:
If a Virtex CORE Generator Block RAM is generated with one of the data output ports disabled, MAP reports the following warning:

WARNING:DesignRules:332 - Blockcheck: Dangling BLKRAM output. Pin DOA0 of comp U1/BU0 is not connected.

These warnings are repeated for each "DOxx" pin.

Solution

These warning messages can be safely ignored if these pins are not actually in use.

CORE Generator does not create ports or pins, but these ports and pins do exist in actual Block Memory; therefore, the mapper is issuing the warning message that these ports/pins will not be connected.

As a large number of these warning message can be generated, the software was corrected in the 4.1i release so that the warning messages are suppressed.
AR# 9247
Date Created 05/10/2000
Last Updated 08/23/2002
Status Archive
Type General Article