UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9335

3.1i MODULAR NGDANNO: -module option generates signal/instance names with wrong scope.

Description

Keywords: back, annotation, annotate, modular, design, vhdl, verilog

Urgency: Standard

General Description:
When ngdanno is run with the -module option and no NGM file, the resulting
module level simulation model's internal signal and instance names all have the
module instance name as a prefix.

For example, if the top level design has a module called "a" containing an instance
(or internal signal) called "b", then the model will contain an instance named
"a/b/" instead of simply "b". This will complicate any attempt to probe states
within the module during design debugging.

Solution

This problem will be fixed in the first 3.1i quarterly release, currently
scheduled for August, 2000.
AR# 9335
Date Created 05/22/2000
Last Updated 08/19/2002
Status Archive
Type General Article