We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9389

FPGA Configuration 4000/Spartan - Can the readback-verify data pin be connected to the TDO pin?


Can the readback data output be wired through the TDO pin?


Yes. This has been successfully demonstrated on Spartan/4k devices, provided that JTAG is not used. Keep in mind that the TDO primitive must be instantiated; trying to LOC an OPAD to the TDO location will produce an error in MAP.

AR# 9389
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article