UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9512

4.1i XST - "ERROR:Xst:1004 - file_name Line #. Port part-selects not supported in this version"

Description

Keywords: Verilog, port, bus, module, declaration, 3.1i

Urgency: Standard

General Description:
In the following test case design, the bus width is specified in the module declaration, as well as in the individual port declarations:

module example (clk, datain[3:0], rst, dataout[3:0]);
input clk;
input [3:0] datain;
input rst;
output [3:0] dataout;

In this case, XST fails with the following error:

In 4.1i:
"ERROR: Xst:1004 - file_name Line #. Port part-selects not supported in this version."

In 3.1i:
"ERROR: (VLG__5002). file_name Line #. Port part-selects not supported in this version."

Solution

To avoid this error, remove the bus-bounds from the ports in the initial module declaration.
AR# 9512
Date Created 06/15/2000
Last Updated 08/06/2003
Status Archive
Type General Article