We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9658

3.1i CPLD TAEngine - Fails to expand wild cards [*] when processing timing constraints


Keywords: CPLD, bus expansion, timing, TAEngine

Urgency: Standard

General Description:
Wild cards are not expanded properly when processing timing constraints.
This results in timing constraints that are denoted as N/A in the Post-Layout
Timing Report.


This is fixed in the latest service pack available at:
The first service pack containing the fix is Service Pack 1.
AR# 9658
Date Created 08/31/2007
Last Updated 11/26/2008
Status Archive
Type General Article