We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9878

3.1i XST - Finite state machines start in an all zero state when one-hot enocding is used


Keywords: one, hot, one-hot, finite, state, machine, zero, encoding, XST, VHDL

Urgency: Standard

General Description:
When using one-hot encoding, the initial values of all state registers are set to zero.


This problem is fixed in the latest 3.1i Service Pack available at:
The first service pack containing the fix is 3.1i Service Pack 3.

AR# 9878
Date Created 08/08/2000
Last Updated 08/20/2002
Status Archive
Type General Article