UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9916

4.1i XST - "WARNING:HDLParsers:533 - file_name Line #. Default values are ignored in synthesis."

Description

Keywords: XST, synthesis, simulation, default, values, initial, VHDL

Urgency: Standard

General Description:
When default/initial values are declared, XST will issue the following warning:

"WARNING:HDLParsers:533 - file_name Line #. Default values are ignored in synthesis."

Solution

Default/initial values are for simulation purposes only. Synthesis cannot insert a value on a port that is meant to be a connection outside of the chip.
AR# 9916
Date Created 08/14/2000
Last Updated 08/06/2003
Status Archive
Type General Article