We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9949

3.1i, Virtex-II - CLKDLL simulation may not be correct if the multiply, divide, and phase shift outputs are used


Keywords: CLKDLL, functional, timing, back-annotate, back annotate, UniSim, SimPrim, simulation, multiply, divide, phase

Urgency: Standard

General Description:
There is an inconsistency in the Virtex-II CLKDLL property value types for multiply, divide, and phase shift. The UniSim and SimPrim value type is specified as hexadecimal, whereas MAP and NGDAnno specify integer value types. This inconsistency creates data corruption in either the functional simulation (pre-NGDBuild), or in the back-annotated timing simulation.


This problem is fixed in the latest 3.1i Service Pack, available at:
The first service pack containing this fix is Service Pack 6.
AR# 9949
Date Created 08/31/2007
Last Updated 08/25/2003
Status Archive