Answer Browser

Search Answers Database


 

Last 7 Days' Answers

AR #7939 - Virtex I/O - Users can specify that unused pins can be tied high, low, or left floating
Last Modified: 2008-05-15 00:00:00.0

AR #13935 - Virtex-II Pro RocketIO - Serial ATA (SATA) compliance
Last Modified: 2008-05-15 00:00:00.0

AR #14136 - Virtex-II Pro RocketIO - What oscillators should be used for the reference clock (REFCLK) input?
Last Modified: 2008-05-15 00:00:00.0

AR #14749 - Virtex-II Pro, RocketIO - Can the MGTs function in a hot-swap environment?
Last Modified: 2008-05-15 00:00:00.0

AR #14863 - RocketIO - Should the GNDA (analog Ground) of a RocketIO transceiver be connected to the PCB Ground?
Last Modified: 2008-05-15 00:00:00.0

AR #15322 - Virtex-II Pro, RocketIO - Can the MGT transmit if data on the Rx inputs is not toggling?
Last Modified: 2008-05-15 00:00:00.0

AR #16700 - Virtex-II Pro RocketIO - Can the MGT interoperate with an LVDS when they are DC-coupled?
Last Modified: 2008-05-15 00:00:00.0

AR #19280 - 6.3i XPower - "WARNING:Power:91 - Can't change frequency of net GLOBAL_LOGIC1 to 0.16Mhz"
Last Modified: 2004-09-29 00:00:00.0

AR #15060 - Virtex-II Pro RocketIO - If I have a single REFCLK driving two or more MGTs on opposite sides of the chip, will REFCLK be routed through a BUFG to minimize skew?
Last Modified: 2008-05-15 00:00:00.0

AR #19605 - Virtex-II Pro RocketIO MGT - What is the RocketIO Design Kit for Cadence Allegro PCB SI, and where can I obtain it?
Last Modified: 2008-05-15 00:00:00.0

AR #20379 - Virtex-II Pro X RocketIO - External MGT lock control
Last Modified: 2008-05-15 00:00:00.0

AR #20816 - Virtex-4 RocketIO - Should unused MGTs be powered and/or filtered?
Last Modified: 2008-05-15 00:00:00.0

AR #20836 - Virtex-II Pro-X RocketIO - How do I estimate power consumption for the MGT in Virtex-II Pro X?
Last Modified: 2008-05-15 00:00:00.0

AR #20931 - Virtex-4 RocketIO - What is the input common mode range (VTRX) of the MGT?
Last Modified: 2008-05-15 00:00:00.0

AR #21004 - Virtex-4 RocketIO - Answer Record List
Last Modified: 2008-05-15 00:00:00.0

AR #21109 - 10.1 Timing/PAR - What is the meaning of the timing score in the Static Timing Report?
Last Modified: 2008-05-15 00:00:00.0

AR #22021 - Virtex-4 RocketIO - What is the maximum frequency of the DRP for RocketIO?
Last Modified: 2008-05-15 00:00:00.0

AR #22477 - Virtex-4 RocketIO - Calibration Block for CES2, CES3, and CES4 FX devices
Last Modified: 2008-05-15 00:00:00.0

AR #22471 - Virtex-4 FX RocketIO Serial Transceivers - Static Operating Behavior
Last Modified: 2008-05-15 00:00:00.0

AR #22773 - Virtex-4 RocketIO - Digital Simulation Considerations
Last Modified: 2008-05-15 00:00:00.0

AR #23510 - Virtex-4 RocketIO - Required setting for TXTERMTRIM
Last Modified: 2008-05-15 00:00:00.0

AR #23512 - Virtex-4 RocketIO SmartModel - TX serial data is skewed between MGTs in simulation
Last Modified: 2008-05-15 00:00:00.0

AR #23511 - Virtex-4 RocketIO SmartModel - RXRECCLK is unstable in simulation
Last Modified: 2008-05-15 00:00:00.0

AR #23529 - Virtex-4 RocketIO - RTERM and MGTVREF might be left unconnected in all parts
Last Modified: 2008-05-15 00:00:00.0

AR #23761 - Virtex-4 RocketIO Wizard v1.1 - Wizard fails to generate MGT designs above 4 Gb/s
Last Modified: 2008-05-15 00:00:00.0

AR #24077 - Virtex-4 RocketIO Wizard v1.2 - Mandatory Tactical Patch
Last Modified: 2008-05-15 00:00:00.0

AR #24207 - Virtex-4 RocketIO Wizard v1.2 - After installing the 8.2 IP#2 LXT supplement, the Virtex-4 RocketIO Wizard v1.2 is not available
Last Modified: 2008-05-15 00:00:00.0

AR #24367 - Virtex-5 GTP RocketIO - Answer Record List
Last Modified: 2008-05-15 00:00:00.0

AR #24411 - Virtex-5 GTP RocketIO - How can I utilize clock multiplexing for multi-rate GTP designs?
Last Modified: 2008-05-15 00:00:00.0

AR #24533 - Virtex-5 LXT RocketIO - RX termination for GTP0 and GTP1 are swapped in ISE 9.1.01i and earlier
Last Modified: 2008-05-15 00:00:00.0

AR #24656 - Virtex-4 FX RocketIO - Recommended VCODAC_INIT, CPSEL, and RXRCPADJ attribute settings
Last Modified: 2008-05-15 00:00:00.0

AR #24879 - Virtex-5 RocketIO GTP - CRC Errata Clarification
Last Modified: 2008-05-15 00:00:00.0

AR #24938 - Virtex-5 RocketIO GTP - How do I optimize the CDR for my application?
Last Modified: 2008-05-15 00:00:00.0

AR #25028 - Virtex-5 GTP Wizard v1.4 - SXT GTP designs generated in this version are not supported
Last Modified: 2008-05-15 00:00:00.0

AR #25110 - Virtex-5 LXT/SXT RocketIO - Comma Alignment block behavior in ES vs. Production silicon
Last Modified: 2008-05-15 00:00:00.0

AR #25095 - Virtex-5 RocketIO GTP - Output swing and Pre-emphasis attribute settings
Last Modified: 2008-05-15 00:00:00.0

AR #25116 - RocketIO Virtex-II ProX - GT10 Users Guide (UG035) updates
Last Modified: 2008-05-15 00:00:00.0

AR #25113 - Virtex-5 LXT/SXT RocketIO - SIM_GTPRESET_SPEEDUP does not work when simulating multi-rate designs
Last Modified: 2008-05-15 00:00:00.0

AR #25111 - Virtex-5 GTP RocketIO - Certain attributes must be set in the UCF file
Last Modified: 2008-05-15 00:00:00.0

AR #25385 - Virtex-5 GTP RocketIO - Special considerations for aligning commas to the least significant RXDATA byte
Last Modified: 2008-05-15 00:00:00.0

AR #25469 - Virtex-4 RocketIO Wizard - GT11_INIT State Machine startup failure
Last Modified: 2008-05-15 00:00:00.0

AR #25437 - Virtex-4 FX - RocketIO Wizard v1.5 - Release Notes and Known Issues for 9.2i IP Update 1
Last Modified: 2008-05-15 00:00:00.0

AR #30445 - 10.1 iMPACT - There is no option to program my Platform Flash as Configuration Master
Last Modified: 2008-05-15 00:00:00.0

AR #30923 - Virtex-5 - SPI Flash access after configuration and dedicated configuration pins
Last Modified: 2008-05-15 00:00:00.0

AR #30938 - 10.1 iMPACT - How do I speed up Readback or Checksum functions for BPI PROM using the indirect programming flow?
Last Modified: 2008-05-15 00:00:00.0

AR #29992 - 9.2i ChipScope Pro installation - can't create output file c:\tmp\WZSE1.TMP\autorun.inf
Last Modified: 2008-05-15 00:00:00.0

AR #30183 - ChipScope Pro - Must my Chipscope and ISE versions match?
Last Modified: 2008-05-15 00:00:00.0

AR #30567 - 10.1 ChipScpe Pro Analyzer ILA/IBA - Why are the Listing and/or Bus Plot windows empty after data are uploaded and Waveforms are shown?
Last Modified: 2008-05-15 00:00:00.0

AR #10979 - Virtex-II/-II Pro/-4/Spartan-3 MAP LogiCORE PCI - "ERROR:LIT:163 - Virtex PCILOGIC macro PCILOGIC symbol "PCI_LC/ OUT_CE/ MAGICBOX"...is an invalid component in Virtex-II architecture"
Last Modified: 2008-05-14 00:00:00.0

AR #24912 - 10.1 EDK, MPMC v4.00a - How do I create an NPI Core and connect it to MPMC in EDK?
Last Modified: 2008-05-14 00:00:00.0

AR #25314 - 9.1i EDK Flashwriter - "Error: syntax error in expression "0xSTDIN & ~0x3""
Last Modified: 2008-05-14 00:00:00.0

AR #29564 - 10.1 EDK, MPMC v4.01.a - How can an MPMC2 design be upgraded to an MPMC v3.00a design and higher?
Last Modified: 2008-05-14 00:00:00.0

AR #29221 - 10.1 EDK, MPMC v4.00a - Spartan-3 MIG PHY Usage Guidelines
Last Modified: 2008-05-14 00:00:00.0

AR #29209 - LogiCORE Fast Fourier Transform (FFT) - Release Notes and Known Issues
Last Modified: 2008-05-14 00:00:00.0

AR #29761 - 10.1 EDK, MPMC v4.00.a - How do I design a board to support future versions of MPMC and MIG?
Last Modified: 2008-05-14 00:00:00.0

AR #30113 - 10.1 EDK, MPMC v4.00.a - What are the changes between MPMC v3 and MPMC v4?
Last Modified: 2008-05-14 00:00:00.0

AR #29847 - XtremeDSP Development Kit-IV - Are the RoHS kit drivers backwards-compatible with the non-RoHS kit? Can a RoHS compliant kit be used in the same computer as a non-RoHS compliant kit?
Last Modified: 2008-05-14 00:00:00.0

AR #30904 - 10.1 EDK, MPMC v4.00.a - NPI accesses do not access the correct address when C_PIM<Port_Num>_OFFSET is used
Last Modified: 2008-05-14 00:00:00.0

AR #30929 - XtremeDSP Development Kit-IV - Why is there no timing diagram for a Single Write Transfer?
Last Modified: 2008-05-14 00:00:00.0

AR #30932 - 10.1 iMPACT - Fail to add non-Xilinx BSDL file: "ERROR:iMPACT:2855 - Add Device failed"
Last Modified: 2008-05-14 00:00:00.0

AR #23147 - ISE Simulator - What is the difference between full version and lite version?
Last Modified: 2008-05-14 00:00:00.0

AR #30931 - Virtex-5 GTX RocketIO - MGTAVCC Power recommendations for unused tiles between calibration resistor and instantiated tiles.
Last Modified: 2008-05-14 00:00:00.0

AR #30935 - XAPP 859 - Installing DMA demonstration user application fails on some systems
Last Modified: 2008-05-14 00:00:00.0

AR #30937 - LogiCORE Fast Fourier Transform (FFT) v5.0 - Why does the description of the convergent rounding appear to be opposite of the conventional implementation of convergent rounding (round-to-even)?
Last Modified: 2008-05-14 00:00:00.0

AR #30942 - 10.1 ISim - Where can I find ISim documentation?
Last Modified: 2008-05-14 00:00:00.0

AR #612 - 9.2i Timing Analyzer - Timing report displays an increase of items analyzed for my constraints
Last Modified: 2008-05-13 00:00:00.0

AR #30915 - Virtex-5 GTP RocketIO - MGTAVCC Power recommendations for unused tiles between calibration resistor and instantiated tiles
Last Modified: 2008-05-13 00:00:00.0

AR #30924 - 10.1 EDK, MPMC 3.00.b - "ERROR:MDT - mpmc_v2_1_0.mpd Value of parameter C_MEM_REDUCED_DRV of type std_logic_vector must start with prefix 0x or 0b"
Last Modified: 2008-05-13 00:00:00.0

AR #30925 - 10.1 EDK, MPMC v4.01.a - MPMC C_SIM_SKIP_INIT always is active, violating DDR/DDR2 200us initialization time
Last Modified: 2008-05-13 00:00:00.0

AR #30926 - 10.1 EDK, MPMC v4.01.a - MPMC BRAM write FIFOs corrupt data after 2x 64-word occupancy
Last Modified: 2008-05-13 00:00:00.0

AR #13756 - Virtex-II/-II Pro, DCM - What causes phase error, duty cycle distortion, and excessive jitter on DCM clock outputs (VCCAUX, droop, dip, ripple, CLK2X period)?
Last Modified: 2008-05-12 00:00:00.0

AR #24918 - ML505/6 - IDT ICS843001-21 Fibre Channel Issue on ML505/6 boards
Last Modified: 2008-05-12 00:00:00.0

AR #30623 - 10.1 Timing Analyser - The bus skew reporting for the OFFSET OUT constraint in the presence of the REFERENCE_PIN keyword is incorrect
Last Modified: 2008-04-23 00:00:00.0

AR #17208 - Spartan-3/-3E - Is there a power-on surge or power sequencing requirement for Spartan-3/-3E?
Last Modified: 2008-05-09 00:00:00.0

AR #17240 - Spartan-II/-IIE/-3/-3E - Are all VCCINT, VCCAUX, or VCCO pins in the device connected internally?
Last Modified: 2008-05-09 00:00:00.0

AR #19816 - Spartan-3/-3E - What is the Power-on-Reset (POR) threshold voltage?
Last Modified: 2008-05-09 00:00:00.0

AR #19146 - Spartan-3/-3E - Are the Spartan-3/-3E I/Os 5V-tolerant? Can I drive I/O with a higher voltage?
Last Modified: 2008-05-09 00:00:00.0

AR #19811 - Spartan-3/-3E - Is VCCO required on a bank that has differential or VREF-dependent inputs?
Last Modified: 2008-05-09 00:00:00.0

AR #19547 - Spartan-3/-3E - What are the AC/DC specifications for overshoot/undershoot?
Last Modified: 2008-05-09 00:00:00.0

AR #20492 - Spartan-3/-3E - How can I make an I/O 3.3V-tolerant when it is powered by 2.5V?
Last Modified: 2008-05-09 00:00:00.0

AR #20496 - Spartan-3/-3E - How do I direct reverse current away from my power supply?
Last Modified: 2008-05-09 00:00:00.0

AR #20102 - Virtex-4 - Is the System Monitor supported?
Last Modified: 2008-05-09 00:00:00.0

AR #22638 - Virtex-4 - SelectMAP32 required constraints and persist settings
Last Modified: 2008-05-09 00:00:00.0

AR #29565 - 9.2i WebUpdate - WebUpdate in Local or Web mode crashes at 3% when I attempt to install
Last Modified: 2008-05-09 00:00:00.0

AR #30399 - 10.1 iMPACT - The message "Readback to file failed" appears when I attempt to readback an XC9572xl CPLD
Last Modified: 2008-05-09 00:00:00.0

AR #30275 - 10.1 EDK - MicroBlaze v6.00.b tactical patch
Last Modified: 2008-05-09 00:00:00.0

AR #30276 - 10.1 EDK - MicroBlaze v7.00.b tactical patch
Last Modified: 2008-05-09 00:00:00.0

AR #30481 - 10.1 ISE - What is SecureIp, and when is it supported?
Last Modified: 2008-05-09 00:00:00.0

AR #30143 - LogiCORE XAUI v7.3 - Release Notes and Known Issues for ISE 10.1 Initial IP Update (IP_10.1.0)
Last Modified: 2008-05-09 00:00:00.0

AR #30819 - 10.1 EDK, MPMC v4.01.a - ECC access does not obey NPI_RdModWr signal
Last Modified: 2008-05-09 00:00:00.0

AR #30843 - 10.1 iMPACT - I see "FATAL_ERROR:GuiUtilities:Gq_Application.c:590:1.20" when attempting to generate an XSVF File
Last Modified: 2008-05-09 00:00:00.0

AR #25249 - Pb-free/Low-power Platform Cable USB - New Linux Cable driver is available in 9.2
Last Modified: 2008-05-09 00:00:00.0

AR #29549 - Spartan-3E/-3A/-3AN - "ERROR:PhysDesignRules:792 when using the DCM with Variable Phase Shift in High Frequency Mode"
Last Modified: 2008-05-09 00:00:00.0

AR #30907 - 10.1 Timing/Spartan-3A Family - Incorrect warning in regards to maximum CLK0 frequency of DCM
Last Modified: 2008-05-09 00:00:00.0

AR #30918 - 10.1 iMPACT - Tool reports that "Blank Check" has passed but there is Data in the SPI device
Last Modified: 2008-05-09 00:00:00.0

AR #30919 - 10.1 EDK - SysMon_v1_00_a - SysMon SW driver for xps_sysmon_adc_v1_00_a does not enable multiple Calibration Enables.
Last Modified: 2008-05-09 00:00:00.0

AR #30921 - 10.1 EDK, MPMC v4.01.a - "MPMC_Idelayctrl_Rdy_O signal does not include MPMC_Idelayctrl_Rdy_I signal"
Last Modified: 2008-05-09 00:00:00.0

AR #30922 - 10.1 EDK, MPMC v4.01.a - PLB PIMs do not function correctly when control ports are used
Last Modified: 2008-05-09 00:00:00.0

AR #20922 - 7.1i XST - Incorrect logic generated by XST when Verilog part-select is used
Last Modified: 2008-05-09 00:00:00.0

 
Jobs Events Webcasts News Investors Feedback Legal Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.