



# MmcmClock

**Marc Defossez**  
**Sr. Staff Applications Engineer**

Created: Dec 21, 2011  
Modified: April 5, 2012

© Copyright 2012, Xilinx, Inc. All rights reserved.

# DISCLAIMER:

© Copyright 2012, Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

## Disclaimer:

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

## CRITICAL APPLICATIONS


Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

Contact: e-mail [hotline@xilinx.com](mailto:hotline@xilinx.com) phone + 1 800 255 7778

This page is intentionally left blank.

# GenClockMod



*C\_AppsMmcmLoc*  
*C\_PrimRstOutDly*  
*C\_UseRstOutDly*  
*C\_RstOutDly*  
*C\_EnaOutDly*  
*C\_Width*  
*C\_AlifeFactor*  
*C\_AlifeOn*

# MMCM calculations

## MMCM frequency calculations

Input frequency: 312.5 MHz

Component: Kintex -2

Fin\_min = 10 MHz  
Fin\_max = 933 MHz  
Fvco\_min = 600 MHz  
Fvco\_max = 1440 MHz  
Fout\_min = 4.69 Mhz  
Fout\_max = 933 MHz  
Fpfd\_min = 10 MHz  
Fpfd\_max = 500 MHz

(Bandwidth set to High or Optimized).

Dmin = rndup Fin/Fpfd\_max => **1** <==  
Dmax = Rnddwn Fin/Fpfd\_min => 31  
Mmin = (rndup Fvco\_min/Fin) \* Dmin => 2  
Mmax = rnddwn ((Dmax \* Fvco\_max)/Fin) => 142  
Mideal = (Dmin \* Fvco\_max) / Fin => **4.6** <==

Fvco must be maximized for best functioning of the VCO.

For easy calculation and use, the multiply factor will be taken as a integer value close to the ideal multiplier setting the VCO frequency as high as possible.

M is taken as **4**, then Fvco is 1250 MHz (5 as M is too high, 1562.5 MHz)

Fvco = Fin \* M/D      312.5 x 4/1 => 1250  
Fout = Fin \* M/D\*O

Fout_Clk0 => D = 4.0322	==> 310 MHz	(IDELAYCTRL)
Fout_Clk1 => D = 2	==> 625 MHz	(CLK)
Fout_Clk2 => D = 8	==> 156.25 MHz	(CLKDIV)
Fout_Clk3 => D = 4	==> 312.5 MHz	(AppsClock)
Fout_Clk4 => D = 8	==> 625 MHz	(AppsClock)
Fout_Clk5 => D = 8		
Fout_Clk6 => D = 8	==>	Not Used

CLKOUT0 is used for the reference clock of the IDELAYCTRL component. IDELAYCTRL is not needed for OSERDES but is foreseen in case of ....

When the reference clock is set to 200 Mhz the tap delay is 78ps, when the clock is set to 300 MHZ the tap delay is 52ps.

The clock precision must be +/- 10MHz.

CLKOUT 1 and CLKOUT2 are both dedicated to the OSERDES components.

The rest of the clock outputs can be used for applications running in the FPGA fabric.

This input is coming from the application.

-Mmcm\_ClkIn1  
-Mmcm\_ClkIn2  
-Mmcm\_ClkInSel


Mmcm\_ClkFbOut and Mmcm\_ClkFbIn can be connected on the next higher level. This is done to allow an external (outside the FPGA) feedback loop.

-Mmcm\_ClkFbIn

-Mmcm\_RstIn

This is coming from a system reset input. When it's coming from a button it needs to be debounced first.

**For calculation of the MMCM output clock rates, phase shift, and etcetera, view the VHDL file header.**



-IntMmcm\_SysClk(0)-

Mmcm\_SysClk(0)-

Mmcm\_SysClk(1)-

Mmcm\_SysClk(2)-

Mmcm\_SysClk(3)-

Mmcm\_SysClk(4)-

Mmcm\_SysClk(5)-

Mmcm\_SysClk(6)-

Mmcm\_ClkFbOut-

MmcmLocked-

-IntMmcmLocked-

The DRP port and Phase Shift ports are also bonded to the entity as ports. They are not showed here for clarity reasons.

