



# AdcClockAlignment

**Marc Defossez**  
**Sr. Staff Applications Engineer**

Created: August 22, 2007  
Modified: September 27, 2010

© Copyright 2009 - 2009, Xilinx, Inc. All rights reserved.

# DISCLAIMER:

© Copyright 2009 - 2009, Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

## Disclaimer:

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.


## CRITICAL APPLICATIONS


Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.


THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

Contact: e-mail [hotline@xilinx.com](mailto:hotline@xilinx.com) phone + 1 800 255 7778

This page is intentionally left blank.









IOBDELAY\_VALUE = 15  
 State E adds one = 16  
 StepCnt stays at 0  
 State F can add up to 15 taps.  
 StepCnt ends then at 15 and  
 the tap delay at 31.

ValidCnt = 0  
 IdelayCe = 0  
 IdelayInc = 1  
 IntCalValReg = 00  
 ClkDone = 0  
 ClkInverted = 0  
 IntCalVal != 00

IntCalVal = 1 1 clock sampled at high level.  
 IntCalVal = 0 1 clock sampled at low level.  
 IntCalVal = 0 0 clock sampled in jitter time.




### CASE 1



Sampling happens in jitter or cross over area.

- 1: Increase the IDELAY by 1 or 2 taps.
- 2: Detect the state of the sampled clock (High or Low)
- 3: When change of clock state set the ClkInvert bit  
Go to step 4.  
Else repeat steps 1 to 3  
(means lot of jitter or slow edge clock)
- 4: Step 1 or 2 IDELAY taps back.

### CASE 2




Sampling happens at HIGH or LOW state.

- 1: Save the first sampled state (IntCalValReg).
- 2: Increase the IDELAY by 1 tap and sample again.
- 3: When new and old sample are equal return to 2.
- 4: When new and original sample are different detect the state of the sampled clock (High or Low)
- 5: When LOW set the ClkInvert bit
- 7: Step 1 or 2 IDELAY taps back depending last sampling happened in the jitter or clock cross over area.




### CASE 3



- 1: Act as in CASE 2.
- 2: Increase with each time the TAP and a StepCnt.
- 3: When the StepCnt reach 16 this means that we are at the max value of the IDELAY (31) and no edge is seen register this event set all value to zero and take one extra step.
- 4: The IDELAY turns around and ends at 0.
- 5: Start from scratch searching for an edge.

## CASE 4



- 1: Act as in CASE 3.
  - 2: No edge can be detect here.
  - 3: Check the state of the first sample (High or Low)
  - 4: Position the clock accordingly.
    - When High: position the clock to the left (TAP 0)
    - When Low: position the clock to the right (TAP 15)

Doing this aligns the clock as well as possible to the original incoming clock.