



AppsRstEna

Marc Defossez
Sr. Staff Applications Engineer

Created: June 17, 2009
Modified: December 16, 2011

© Copyright 2009 - 2009, Xilinx, Inc. All rights reserved.

DISCLAIMER:

© Copyright 2009 - 2009, Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

Disclaimer:

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

CRITICAL APPLICATIONS


Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.


THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

Contact: e-mail hotline@xilinx.com phone + 1 800 255 7778

This page is intentionally left blank.

Toplevel






AppsRst runs on the raw system clock, this is the clock that is input into the MMCM.
 The Rst input is the raw system reset, this is the same reset as used for the MMCM.
 When an Ena signal is high and the MMCM is locked (high active) then the circuit will produce a high-to-low signal.
 This signal is synchronized to the external applied system clock.
 The output signal of AppsRst is used to activate the IDELAYCTRL component.
 When the IDELAYCTRL goes ready then the second part of this circuit comes alive.

This second part of this circuit runs on one of the output clocks of the MMCM (this is now stable, else the previous part of this circuit could not have been run).
 When an external reset is Low and the IDELAYCTRL ready (RDY) signal is high, this part of the design will release the reset and produce after a programmable delay an enable output.

These signals can be used throughout the whole design.
 These signals are synchronous to one of the output clocks of the MMCM where this circuit is used.




System / Application
reset goes low (active)

System / Application
enable goes High (active)

[View Next Page](#)

Name	Value
Generics / Attributes	
c_primrstoutdly	10
c_userstoutdly	1
c_rstoutdly	110
c_enaoutdly	110
Input Ports	
sysclk	0
clkin	0
locked	0
ena	0
intena	0
rst	0
extrst	0
readyin	0
Output Ports	
primrstout	1
rstout	1
enaout	0



MMCM LOCKED
goes high

Primary reset
goes low (active)

IDELAYCTRL.RDY
goes high

Internal reset goes low and
internal enable goes high.
The logic can now run.

