



AdcMem

Marc Defossez
Sr. Staff Applications Engineer

Created: April 4, 2008
Modified: October 28, 2009

© Copyright 2009 - 2009, Xilinx, Inc. All rights reserved.

DISCLAIMER:

© Copyright 2009 - 2009, Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

Disclaimer:

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

CRITICAL APPLICATIONS


Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

Contact: e-mail hotline@xilinx.com phone + 1 800 255 7778

This page is intentionally left blank.


AdcMem



The size of the memory is 16-bit when the interface is running in 2-wire mode or 32-bit for an interface running at 1-wire mode.

The AdcData interface contains all logic for two channel inputs. When a ADC is used in 2-wire mode its data is spread over two LVDS lanes or two channels. Then the AdcData interface figures as interface for one channel and the output is 16-bit. In fact the output is 32-bit bit MSB word and LSB word contain the same data.

When an ADC is used in 1-wire mode, two channels can be hooked to one AdcData interface. The 32-bit output will contain data of both channels. MSB word = Channel 1 and LSB word = channel 0.



$$N = (32/C_AdcWireInt) - 1 \text{ downto } 0$$

In 1-wire mode the memory is 32-bit wide.
 In 2-wire mode the memory is 16-bit wide.

